

ISSUE CLASSIFICATION	
Class	Subclass

Best Available Copy

<p>O.I.P.E.</p> <p>SCANNED <i>HK</i> 30.A. <i>Dec 3</i></p>	<p>PATENT DATE</p>
---	--------------------

APPLICATION NO. 09/807500	CONT/PRIOR D	CLASS 7	SUBCLASS 1	ART UNIT 1 2709	EXAMINER Do
------------------------------	-----------------	-----------------------	--------------------------	----------------------------------	----------------

Rakesh Malik
Puneet Goel

708 300 2124

Area efficient, realization of coefficient architecture for bit-serial fir, iir filters and combinational/sequential logic structure with zero latency clock output

ISSUING CLASSIFICATION

ORIGINAL		CROSS REFERENCE(S)					
CLASS	SUBCLASS	CLASS	SUBCLASS (ONE SUBCLASS PER BLOCK)				
INTERNATIONAL CLASSIFICATION							

☐ Continued on Issue Slip inside File Jacket

<input type="checkbox"/> TERMINAL DISCLAIMER	DRAWINGS		CLAIMS ALLOWED	
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims
<input type="checkbox"/> The term of this patent subsequent to _____ (date) has been disclaimed.	_____ (Assistant Examiner) (Date)		NOTICE OF ALLOWANCE MAILED	
	_____ (Primary Examiner) (Date)		ISSUE FEE	
Amount Due			Date Paid	
<input type="checkbox"/> The term of this patent shall not extend beyond the expiration date of U.S. Patent. No. _____ _____	_____ (Legal Instruments Examiner) (Date)		ISSUE BATCH NUMBER	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH: ☐ DISK (CRF) ☐ FICHE ☐ CD-ROM
(Attached in pocket on right inside flap)

(FACE)